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Introduction

Abstract

A familiarity
with the previou s paper [15)
will be assumed in the presentation
of this
paper.
EBIC analysis
of semiconductor
devices
is becoming of greater
interest
as ana lyzers
need to locate
a particular
electrical
defect
[5,14] and to characterize
electrically
and
physically
a particular
transistor
or junction
[9).
Either of these needs can be met us ing
high resolution
electron
beam techniques,
and
measurements
of beam-induced
currents
often
result
in a solution
to the analytical
problem
or to other physical
analyses
for a so lution
to
a processing
problem [11,12).
The electron
beam/ semiconductor
interaction
is important
here, and let us consider
some
aspects
of thi s interaction.
The generation
of
f ree carriers
within the se miconductor,
the
behavior
of these carriers,
and their
subsequent
collection
(hence the often-used
t e rm "charge
collection
microscopy")
ultimately
lead to
results
th a t contain
electrical
information
about the samples.
When an electron
beam of
from l to 50 keV strikes
a semiconductor
material,
the generated
carrie rs, hole-electron
pairs,
diffuse
randomly throughout
the bulk
material
with a diffusion
constant,
D
(D for electrons
and D for holes).
The

Electron-beam-induced-current
(EBIC)
analysis
of integrated
circuits
and of
individual
semiconductor
devices has become an
essential
technique
for semiconductor
device
characterization
as well as for failure
analysis
and diagnostics.
This tutorial
is an update of
the paper presented
in SEM/1981/I on the same
topic and discusses
advances and new trend s in
the applications
of EBIC in recent months.
Examples of EBIC measurements
on high density
chips,
ion-implanted
junctions,
and shallow
diffusions
in thin epitaxial
layers are
given.
Time resolved
EBIC (TREBIC) i s also
explained
and new digital
readout
techniques,
including
computer-aided
data analysis,
are
described
as they refer
to detailed
analyses
of
depletion
regions associated
with P-N junctions.

n

p

minority
car rier diffusion
length,
L, is '
written:
L = fflT, where T is the minority
carrier
lifetime.
This lifetime
is an important
parameter
when discussing
semiconductor
materials
and devices.
The lifetimes
are in the
-3
-6
range of 10
to 10
seconds for most semiconductors.
During diffusion,
recombination
of
oppositely
charged carriers
occurs usuall y at
recombination
centers
in the crystal.
The
frequency
of recombination
depends on the
capture
cross section,
s, of the center for the
carrier,
and the density
of centers,
N. The
1
lifetime
may then be written:
T = (sNv)- ,
where vis
the thermal velocity
of the carrier.
In N-type silicon
the excess minority
carriers,
6p, will have a recombination
rate,
R, of 6p/T.
The steady state
conditions
for generation
and
recombination
of carriers
in a homogeneous
sample may be written:
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where g is the genera tion rate for electrons
and
holes.
The carriers
may be removed by drift
motion or diffusion
of flux J, and recombination
rate is controlled
by minority
carr ier
recombination.
The local rate of carrier
pair
generation
may be written
[7]:

It

d(l/C

surface
and normalized
to the
in the material,
f is the
e elec tron be am energy reflected
and E
is the energy nece ssary
np
to create
a hole-electron
pair in the material.
Various workers (6] have compu ted~p
and have
shown the relationship
between L,s and g(z).
In a P-N junction
of a Schottky barrier
diode junction,
there is a zone depleted
of
carriers,
that is, a depletion
region formed by
oppositely
charged sites
on the two sides of the
junction.
The resulting
field
distribution
is a
maximum at the true electrical
P-N junction
and
extends into the material
on either
side.
If
the materia l is very highly doped on one side of
the junction
approximating
a step junction,
the
depletion
width, W, of the junction
may be
written:

Time Resolved

of the dielectric

cons t an t and the permittivit
y of free space and 0
is the junction
potential.
The earlier
paper
[1 5] illustrated
the relationship
between Wand
the reverse
bias,
Vr' of a Schottky barrier
diode as measured by EBIC. The depletion
region
and depletion
width are important
properties
to
the device physicist,
since they determine
the
elect rical
properties
of both active
and passive
devices
in integrated
circuits,
such as
tr ansis tor current
gain, leakage currents,
thr eshold voltages
and swi tching time s.
A
better
value for the depletion
width is obtained
from the solution
to the defining
expression
in
its exact form, th at is

P-type

silicon,

where SB and SA are

the signal

ampli tude s inside

and outside
the diffusion,
respectively.
Experimentally,
the TREBIC technique
requires
chopping the electron
beam.
This is
accomplished
in var ious ways, the most popular
of which uses electrostatic
plates
that deflect
the beam across a knife edge or across an
aperture
in the elec tron gun region.
Another
method [10] is to pulse the high voltage
(grid
voltage)
at the Wehnelt grid of the electron
gun.
The former method can produce chopping
times of less than 1 nsec, while the latter
can
produce chopping times of approximately
2 nsec.
The output of the current
amplifier
measuring
the beam-induced
current
is fed into a sampling
head triggered
by thP. pulse generRtor
driving
the beam chopper.
A typical
sampling duration
is 100 psec.,
and the junction
measured is
usually
reverse-biased
to increase
the signal.
This reverse
bias may prevent
the use of TREBIC
measurements
on certain
devices of interest.

but Na would be

used for N-type silicon.
This expression
includes
the "tail"
portions
of the depletion
region where the true carrier
distribution
is
accounted
for.
Values for Ware obtained
by
capacitance
measurements,
where the capacitance
per unit area, C, is defined by:
C = dQ/dV

EBIC (TREBIC)

(8)

(4)
for

( 7)

Recently,
workers
have reported
measurements
of Time Resolved EBIC [2, 8] in
which a pulsed electron
beam is used.
This
technique
measures the zero delay component of
the junction
transient
response,
thus minimizing
the contributions
of minority
carrier
diffusion
to the collected
current.
An advan tage is improved spatial
resolution
in the determination
of junction
depths fro m the top s urface of the
junction.
Figure 1 s hows a comparison of an EBIC line
scan made across
the edge of a diffusion
to a
TREBIC line scan made at the same location
[8].
The junction
depth is 2 .9 2 µm and the beam
energy is 17 keV. The full width at half
maximum of the EBIC scan is 5.0 µm and of th e
TREBIC scan is 3 . 5 µm. The sampling gate width
used was 100 psec (see Fig. 2) for the TREBIC
scan, while the experimental
steady state
curve
was used for the EBIC trace.
The lateral
contributions
of the diffusion
process
can be
seen on the EBIC trace.
Certain
authors
[ 2,8]
describe
a current
gain as :

(3)

Nd is used

= 2/(q EsNW)

would be made on large area (area=
1 x 102
cm ) devices,
but for small devices
(area=
1 x
-7
2
10
cm),
edge effects
dominate,
and
capaci tance measurements
may not be used to
determine
W. EBIC measurements
may be used to
obtain depletion
widths on small devices,
and,
also, variations
in W over the area of a device
may be determined
by using EBIC technique s.

semiconductor
electron
range
fraction
of th
by the sample,

w

)/dV = 2/(q£sNd)

4

where G is the distribution
of carriers
generated
by an electron
beam of energy,
Eb, an d current,
lb, perpendicular
to the

the product

2

(16]:

and capaci t ance/voltage
curves can be used to
obtain accurate
depletion
layer widths,
within
one Debye length
(approximately
300 A for
16
3
silicon , N = 10
cm- ).
These measurements

(2)

where £sis

can be shown that

(5)

and
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Applications

s

Of EBIC
1

EBIC measurements
in failure
analysis
and
device diagnostics
fall into two groups . One
type of analysis
involves
locating
a defective
device in a circuit
or an array,
locating
a
defect in a device or junction,
or locating
an
irregularity
in a junction
[l].
These might
lead to further
analysis
using other techniques.
The other type of EBIC analysis
involves
measuring depletion
widths,
junction
depths,
channel lengths,
or in some way utilizing
the
EBIC signal
to characterize
the device of
interest
[3]. Of these two types of EBIC
analyses,
the former seems to be in wider use
for several
reasons.
The densities
of devices
in a circuit
are t ypically
thousands
of devices,
and there may be one or two defects
in this
large number. The few defects
must be located
and analyzed.
An advantage
to using EBIC for
locating
defects
is that very often no
sophisticated
interpretation
of the resulting
EBIC micrograph
is necessary
to find a defect or
irregularity.
A simple comparison between a
good circuit
and a bad circuit
viewed in the
EBIC mode may be adequate,
with little
attention
being given to resolution,
generation
current
gain, scanning rates,
beam voltage,
etc.
These
latter
concerns become important
when making
careful
quantitative
determinations
regarding
the EBIC signal and its relationship
to a
desired
parameter.
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Figure

1. Comparison of a normal EBIC line scan
with a TREBIC line scan across a P-N
junction
at the edge of a diffusion
which
is 2.92 µm deep.
The beam energy is 17
keV.
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Regardless
of the type of EBIC analysis
being performed,
the sample must be prepared
properly
in order to achieve meaningful
results.
A deposited
conductive
coating
may not be used.
The coating would short together
the electrical
components of the sample being measured.
Reliable
electrical
contact
must be made to the
circuit,
device,
or junction
of interest.
This
may be accomplished
before or after
the specimen
is placed in the vacuum system of a scanning
electron
microscope
(SEM). Since a large
portion
of the sample may be dielectric
(SiO 2 , AI 2o , Cr o , Si N ) or organic polymers,
2 3
3
3 4
the secondary electron
emission
image may be
altered
due to charging
except to the extent
that the primary beam may be deflected
or the
junction
may be altered
in the area of the
accumulated
charge.
This might be the case in a
field effect
transistor
(FET) where the gate
metal is left open.
Both of these effects
are
possible,
but should be reduced since operating
beam voltages
of less than 3 keV are not
uncommon for EBIC studies.
Electrical
contac t is provided by probing
or wire bonding as in the past.
Some new
capabilities
involve
incorporating
a versatile
probing capabili t y inside
the SEM chamber .
Figure 3 shows one such system where two probes
are mounted on motor driven stages such that the
probes may contact
any site on the sample once
the sample is in the chamber.
In this scheme,
the area of interest
on the chip is noted, and
coordina t es are assigned
to all si te s of

QI

-

a:

80
60
Sampling
Gate

C:
QI

'iii

40

C:

ra

t=

20
0
0

2

3

Time t (n sec)
Figure

2. Transient
EBIC signals
collected
from
a diffusion
with the electron
beam at two
different
locations.

interest
(pads, devices,
lines,
diffusions,
contacts).
The sample is then placed in
position
for th e EBIC measurement desired
at th e
appropriate
magnification.
The probes are then
sent under computer control
to contact
any site
for t he desired
measurement.
In this way, the
specimen need not be moved and con tact can be
achieved outside
the field
of view of the SEM.
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Electron
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Electron
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Wall

Control
Counter
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Control
{Mechanical)

Computer

Power
Supply

Locating

Defects

Figure

3 . Schematic of a dual probing system
installed
inside
a scanning electron
microscope
and operated
under computer
control.

By EBIC

Locating defects
by EBIC includes
locating
a defective
device in a large number of devices
as well as locating
a defect
somewhere in a
single
device.
In locating
a defective
device
in a group or array of devices
connected
together,
it is often unnecessary
to anticipate
the desired
electrical
result.
An example of
this is the location
of a piped transistor
(a
pipe is a collector-to-emitter
sho rt through the
base) in a group of transistors
all of which are
connected
in parallel
to the pads.
Dominicucci
and Karcher [4) demonstrated
this analysis
and
found that the transistors
with pipes appeared
darker in an EBIC microgr a ph made by connecting
all of the emitters
in parallel
to the input of
the current
amplifier
and the substrate
of the
circuit
to amplifier
ground.
Figure 4 shows a
micrograph
where the defective
transistor
is
located.
Notice that this technique
does not
locate
the pipe or the cause for the pipe, but
simply points out the piped transistor
in a
large number (320 in this case) of transistors.
The electrical
connection
is shown schematically
in Fig. 5. The EBIC signal
from the piped
transistor
is dominated by the collector
-t oisolation
junction
current
since the pipe allows
contac t to th e collector
through a resistive
pa th (R . ) instead
of by back-to-back
pipe
junctions
as in the good transistor.
The beam
voltage
for this measurement was 20 keV at a
beam current
of 10 nA.
An example of locating
a defect
in a single
device is t he ana l ysis of Scho~ tk y barrier
diodes (SBD) in our laboratory.
In thi s work,
the defective
diode was a discrete
de vice th at
had been isolated
from the peripheral
c ir cuitry
by laser i solation,
and an individ ual diode
could be connec t ed in the scanning electron

microscope
(SEM) for EBIC measurements.
The
diode ex hibit ed reverse
leakage and a forward
electrical
characteristic
of a localized
parallel
diode (see Fig . 6).
A normal EBIC
micrograph
of a good diode, with the anode
connected
to the amplifier
inpu t and the cathode
connec t ed to ground, is shown in Fig. 7 . The
diode was a platinum
silicide
SBD with
aluminum - copper metallurgy
and the be am voltage
was 10 keV. The secondary
emission micrograph
of the same good diode in Fig. 8 shows the
bright
copper-rich
grains
in the metallurgy.
These grains
redu ce the beam penetration
into
the junction
region,
thu s re s ulting
in a
decreased
EBIC signal
at each grain.
Figure 9
shows the EBIC micrograph
obtained
with a 50 mV
reverse
bias applied
to a defective
diode
supermiposed
on the secondary
emission
micrograph . With the slig ht reverse
bias
applied,
the highly localized
increased
field
produces a much greater
signal
at the defect.
Subsequent
analysis
of this and ot her similarly
defective
diodes revealed
a localized
discontinu it y in the PtSi film at the EBIC
defect
si t e.
This allowed contact
between the
silicon
and e l ements of t he oth er meta llu rgy
(Cr, Al , or Cu) . Figure 10 shows a series
of
EBIC micrographs
of another
defect ive diode
t aken a t vario us reverse
bi as voltages.
This
defect
is no t as smal l as th e former one, but i t
becomes apparen t at lower bias.
These
microgra ph s are made using the EBIC current
ampl if ier ac-couplerl
so that a de hi ss may be
applie d across
the dev ic e without affec tin g th e
grey level of th e amplifie r.
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4. EBIC location
of a piped transistor
in
a 320 - transistor
a r ray con ne c t ed in pa r allel.
Bar = 10 µm. (Ref. 4 .)
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CRT
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Current Will Be Collected From
Collector-Isolation Junction
Figure

5. Electrica l config ur atio n of the 320 transistor
array co nn ected fo r EBIC location
of piped transistor.
(Ref . 4 . )

CD
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6
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8
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7. EBIC microgr a ph of a good SBD. Dark
spots indicate
copper-rich
grains
in the
metallurgy.
Beam voltage=
10 keV. Bar
10 µm.
Figure 8. Emission-mode
micrograph
of a good
diode.
Bright spots are copper-rich
gra i ns
in the metallurg y . Beam voltage=
10 keV.
Bar= 10 µm.
Fig ure 9. EBIC signal
from a defecti ve SBD
s uperimposed
on th e emission-mode
micrograph.
Bright s pot (arrow) is
electrical
defect.
Beam voltage=
10 keV.
Bar= 10 )Jm.
Figure

9
10
11
12

Volts
Fig ur e 6 . Elec trical
characteristics
of a good
an d of a ba d Schottky ba rri e r diode.
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Figure

10. EBIC micrographs
at various
reverse-bias

of a defective
SBD
voltages.
Bar= 10

µm.

These examples
shown the importance
particular
transistor
that is causing an
explanation
of the
order to determine
is the cause of the
Depletion

of EBIC measurements
have
of being able to find a
or region of a transistor
electrical
failure.
The
EBIC result
is necessary
in
that the defect so detected
device parameter
observed.

Region

Characterization

than for diffused
junctions
using diffusion
theory.
The ion implantion
process utilizes
a
beam of high energy ions striking
the silicon
surface
to penetrate
the crystal
and dope the
silicon
to the desired
type and concentration.
The resulting
doping concentration
profile
may
be determined
for large areas using Secondary
Ion Mass Spectroscopy
(SIMS), but for small
devices
these profiles
may be determined
using
EBIC. Figure 11 shows a sketch of the structure
of some diodes that were examined using the EBIC
technique.
These devices were made by
depositing
polycrystalline
silicon
(N-type)
on
boron-doped
silicon
(P-type)
with a boron doping
of four different
concentracions.
The interest
was to determine
the junction
depths for the
different
doses of BF used to implant the
2
boron.

By EBIC

The behavior
of the carriers
generated
by
the electron
beam depends on the properties
of
the material
in the immediate environment
of the
carriers
generated.
Thus, EBIC can be used to
characterize
these properties.
Ion implantation
of dopant into silicon
is being used more and
more for processing
integrated
circuits,
and
information
regarding
the resulting
depletion
regions
associated
with these implanted
junctions
is less easily
derived apart from EBIC
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position
(grey level)
of eac h curve is
a dju s t ab le.
The horizontal
posi tion of each
curv e is non-critical,
but the horizontal
gain
(magnification)
is critical
a nd ca librated
with
a s t a ndard known dimension in the SEM using the
line sca n mode of the same r a te used for making
the EBIC traces.
These data were then stored in
th e NS-750 and transferred
seria ll y to an IBM
5110 co mputer.
The computer a llow s da ta
analysis , cu rve smoothing,
diskette
s torage,
and
digital
plotting.
The curves in Fig. 12 were
no t smoo th e d, but are the acc umulated data of
eig ht line scans across each diode a t precisely
the same operating
conditions.
The junction
depth measurement requires
the
loc a tion of the polysili
co n/s i licon interface,
or so me other reference
point from which to
measure the junction
depth.
I n this work, since
no repeatable
EBIC sig nal co uld be correlated
to
the in t erfac e, measurements
were made from the
le ading edge of the EBIC peak exac tl y at
one -h a lf maximum height.
Thi s junction
s hould
have a no n- symmetric depletion
region,
extending
further
into the lightly
doped P-side than into
the higher doped N- side (p ol ysi li co n side) . The
EBIC t race might have a nearly ver ti ca l initial
rise,
and the departure
from thi s would be due
to th e spa ti a l resoluti on of th e exci t a tion
vol ume within the semiconductor
bulk (see Fig.
13).
Table 1 shows th e results
for the EBIC
meas urements on the four devices.

The devices were each sec tion ed at 90°
through the cen ter of the diode con t act.
The
diodes were 2 µmin diameter.
The sec tioned
device was then mounted on a T0-5 integrated
circuit
header and wire bonded.
Nex t, thi s
header was placed inside
a SEM equipped with an
a ppropri a te socke t, aligned
so that the beam was
no rmal to the sec t ioned fac e, and turned s o that
a line sca n could be made from the top of the
diode to the bottom thr ough the center
of the
sectioned
diode.
The EBIC current
amplifier
output was connected
to a Tracor Northern NS- 570
Digital
Si gnal Avera ger.
The beam vol t age was
5 . 0 keV. The resulting
EBIC line sca ns are
sho wn in Fig . 12. The vertical
sca l e is in
relative
units of current,
a nd th e vertical
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12. EBIC line sca ns across ion-implanted
diodes of vario us boron doses.
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10 13 , B; 1.0 x 10 13 , C ; 5 x 10 , and D;
no implant.

Aluminum Backside

561

B

®

491

A
C

'ii,

421

.'!::
C:

::>

c:

..
u
l!!

351

D ·· .

::::,

~

281

:;:;
11)

-a;
~

210

u

ffi
w

.·:,,..·.··•·

B
A

140

C
70

oo--~--~--~
47

93

--~--__.__

140

186

__ ___.__
__ _.___ ..___ .___

233

279

326

372

Depth (Relative Dimension Units)

61

419

__J'-----'

465

512

J. D. Schick
involve
a s tru c ture large enough to perform
measurements
for correlation
to the EBIC
results.

E-Beam
Scan

FET Channel

Depletion Width
r-"-,
I
I

1
I

I

I
---1---"

.

P-N Junction

I

I
I

Polysilicon
Excitation
Volume

I
I

EBIC

xFigure

13. Relationship
between electron
beam,
excitation
volume, depletion
region of a
P-N junction,
and resulting
EBIC signal.

Table 1. Implant doses, reverse
breakdown
voltages,
and junction
depths for four
ion-implanted
diodes.
BF
2

Vb (100 nA)
(Volts)

1.5

X

1

X

10

5

X

10

0

10 13
13
12

EBIC Junction
Deeth
(Angstroms)

0 . 35

1940 (scan

A)

0.6

2640 (scan

B)

3. 2

3370 (scan

C)

5.5

3930 (scan

D)

By EBIC

Attempts
to measure the channel length of a
field
effect
transi s tor (FET) usually
involve a
delineation
of the junctions
of the source and
drain diffusions
by some metallurgical
means,
suc h as bevel and s tain or junction
etch.
These
methods are inadequate
for shor t channel devices
on the order of one micron channel length.
Some
workers have a ttempt ed to delineate
the
junctions
by EBIC measurements
from the top
surface
of the FET, but these have led to
ambiguity
due to the topological
irregularities
affecting
the EBIC signal very near the edge of
the diffusion,
as in a self-aligned
gate.
The
solution
to the difficulties
is to section
the
device and measure the separa tion of the
junctions
on the device.
The channel length of
a FET determines
th e threshold
voltage,
i.e.,
the gate voltage
that will turn on (or off) the
device.
This dimension is necessary
for
correlation
of processing
parameters
to
determine
the a L, the relation
between the
final
electrical
channel length and the original
mask dimension.
In order to make thi s EBIC measurement,
the
FET must be laid out such that all contacts
are
pre se rved when the transi s tor is sectioned
through the center,
This can be accomplished
if
all the contacts
come into the device from one
si de of the device.
When the transistor
is sectio ned 90° or at
a 19° bevel,
the contacts
can be wire bonded.
Figure 15 shows the transistor
characteristics
of one such device that is sectioned
a t 90° in
this way and still
operating
as a good FET.
This device was placed in the SEM for EBIC
measurements,
and a line scan was made along the
oxide/silicon
interface
between the source and
drain just below the gate oxide.
The gate was
tied to ground in this measurement,
For this
device,
and others whose channel lengths
are in
the 1 micron range, it is necessary
to make two
line scans and superimpose
the two EBIC traces
for measurements.
Each scan is made on one
junction
while the other junction
is shorted.
This allows each individual
P-N junction
t o be
represented
by the EBIC signal without
interference
from currents
generated
in the
other junction.
One set of EBIC scans is shown
in Fig. 16. The electrical
channel length for
this device is the distance
between the
depletion
regions
for each junction.
Since the EBIC line scans s howed the
depletion
regions
to be symmetric in this
sec tion,
the peak was taken to be the true P-N
junction.
The EBIC line scan was calibrated
with a depletion
width measurement by the
capacitance
technique
ou tl ined earlier
for a
large area diffusion
in che same product.
The
value for W was found to be equal to the width
of the EBIC peak at 0.85 of its maximum value.
Thus, the electrical
channel length for this
device is the peak-to-peak
distance
minus one
half of each depletion
width, or

I
I

Length

SIMS

Zook (17) calculates
the EBIC curve as a
func tion of distance
from the P-N junction
for
various
shapes and sizes of excitation
volume
and concludes
little
dependence on the shape.
Marten and Hildebrand
(1 3 ) calculated
the
location
of maximum EBIC signal
for III-V
compound P-N junctions
and found the maximum to
be determined
mainly by minority
carrier
lifetime
differences,
The depletion
regions
associated
with the samples they studied were
typically
20 to 30 microns wide,
The measurements
in the present
work were
made from the leading
edge to the maximum of the
EBIC peak.
The beam voltage
was 5.0 keV and the
beam penetration
depth was determined
to be
approximately
3000 A. The initial
rise slope
was calculated
for each curve normalized
to
maximum EBIC current
and the slopes were the
same.
This supports
the choice of the leading
edge as the reference
point for the junction
depth measurements,
The resulting
four junction
depths allow doping profiles
similar
to those
sketched
in Fig. 14. Further
analysis
will
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1.49 - (0.32 + 0.37) = 0.80 microns.
This value
gave good agreement with the ~L measurements.
The difference
in the two depletion
widths was
not explained
although
three other identical
devices and one similar
device sectioned
in the
opposite
direction
gave the same results.
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Summary

cCl>
0
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Electron
beam induced current
measurements
can be used for failure
analysis
and device
characterization.
TREBIC offers
a narrower
signal in the line scan mode, but of ten this is
not necessary
to obtain good results.
Computerization,
probing in the SEM chamber, and
digitizing
of the data all offer adva nt ages t o
the device analyst:
however, we have found that
one scanning electron
microscope
devoted to
these electrical
measurements
on integrated
circuits
is necessary
for timely results.
Obtaining
an EBIC micrograph
or line scan may be
easily
demonstrated
in most electron
microscopes,
but the refinement
of techniques,
data interpretation,
and sample preparation
are
all necessary
to make this powerful technique
a
reliable
and routine
failure
analysis
technique.
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14. Approximate
concentration
suggested
from EBIC re s ults on
ion-implanted
diodes.
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Figure

15. Curve-tracer
electrical
characteristi
c s of FET sample inside
SEM
and sectioned
with all elements
operational.
Gate voltages,
from top to
bottom, respectively,
are -0 . 4, - 0.5, -0.6,
-0.7,
-0.8,
and -0.9 volts.
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Figure

16. EBIC line scans from FET for making
electrical
channel length measur ements.
Channel length=
0 . 80 µm.
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Discussion

with

Author: Sze (ref 16, page 77) discusses
obtaining
a more accurate
depletion
layer width
by considering
the majority
carrier
contribution
in addition
to the impurity
concentration.
The
depletion
width, W, is essentially
the same as
for a two-sided
abrupt junction,
except that the
built-in
voltage
or junction
potential,¢,
is
replaced
by¢ - 2kT/q.
This correction
factor
comes from what Sze calls
the "majority
carrier
distribution
tails,"
that is, electrons
in then
side and holes in the p side.
Each contributes
a correction
factor,
kT/q, arising
from the
dipole moment of the "error"
distribution,
that
is, the true carrier
distribution
minus the
abrupt distribution.
J.R. Beall:
What method was used to avoid
coupling
capacitor
differentiation
in Fig. 10?
Author: The input capacitance
was 0.1
microfarads,
and the line scan rate was 16.8
msec/line
(horizontal)
for recording
the
micrographs.
Alteration
of the EBIC signal
trace was not observed until
scan rates
faster
than 2.08 msec/line
were used.
The 16.8
msec/line
would correspond
to an electron
beam
scan rate of 1 mm/sec on the specimen at 5000 X.
The input resistance
remained very low during AC
measurements,
maintaining
a time constant
too
fast for visible
differentiation.
The input
resistance
of the amplifier
was 0.53 ohms.
J.R. Beall:
In Fig. 12, how is the leading
edge
of the EBIC line scan related
to the
polysilicon/silicon
interface?
Author: The leading edge of the EBIC signal,
that is, the location
where the signal
just
begins to be detected
at the gain
setting
used for the entire
scan, occurred
in
the polysilicon
layer very near the interface.
The aluminum/polysilicon
interface,
as observed
in the emission mode, was very irregular.
This
is due to the rough surface
of the polysilicon
and possibly
smearing of metal during
sectioning.
The polysilicon/silicon
interface
was not visible
in the emission mode. We
measured the thickness
of the polysilicon
over
the oxide and projected
a polysilicon/silicon
interface
by adding this thickness
to the
thickness
of the metal.
This produced only an
approximate
location
of the interface
higher up
the leading
edge at one-half
maximum of the EBIC
signal.
C. Donolato:
Why did you plot the depths in Figs.
12 and 16 in relative
dimensions
rather
than in
microns?
Author: Relative
units are used in these plots
because the location
of the peaks with respect
to zero on the abscissa
and with respect
to zero
on the ordinate
are unimportant.
Only the
shapes of the curves and the dimensions
of each
individual
curve are significant.
Of course,
in
Fig. 16, the distance
in the horizontal
direction
between the two curves is of
significance.
C. Donolato:
You state
that the EBIC scans of
Fig.-16-;lww
the depletion
regions
to be
symmetric,
a rather
uncommon feature.
How is
this property
deduced from the scans of Fig. 16?
Author:
The true depletion
region of the
junction
is associated
with the width of the
EBIC peak near its maximum. When the shapes of

in

Georges A, Fournier
JM, Bois D. (1981).
"Time Resolved EBIC Analysis
of Devices,"
Microsc Spect Electron~.
55-59.

RevieweYs

J.R. Beall:
For equation
(4), would you further
describe
what is meant by depletion
region
11

Schick

tail"?
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the EBIC curves of Fig. 13 were determined
in
this region,
they were sy mmetri c . This
comparison
is very easily
done ari thme t ical ly in
a computer.
This is not to say that the
depletion
regions
themselve s are symmetric.
A
completely
symmetric depl e tion region is
unlikely,
especially
in the se devices . The
shapes of the EBIC curves in Fig. 12 are
unsymmetric.

Ci r cuit s

height,
did not affect
the channel length
measuremen t.
This is probably due to th e
relatively
deep (3000A) junctions.
If the
"bul k" region of the EBIC trace is much greater
than 10%, a shif t t o longer channel lengt hs
could result.
H.W. Marten:
Which current
amplifier
was used,
and what were the input resis t ance and
capaci t ance?
Author : Several current
amplifiers
are used for
different
applications,
but the one most often
and most generally
used is the Princeton
Applied
Research Model 114 with the Model 184
preamplifier.
The input resistance
of thi s
amplifier
is 0.53 ohms ("virtual
ground "), and
AC coupling
is accomplished
with 0 . 1 microfarads
capaci t ance .
H.W. Marten:
What beam currents
did you use?
Did you observe any dependence on EBIC on
decreasing
the beam current?
Using low
beam currents,
did you try to locate
electrical
defects
such as pipes?
Author:
The typical
beam currents
used were

H. W. Marten: Please exp l ain the dependence of
TREBIC on reverse
bias .
Author:
Since TREBIC involves
the measurement
of the fast component of t he EBIC sig na l in a
ve r y s hor t time segment,
the measured signa l is
very low, typically
less th an two orders of
magnitude lower than the real-time
EBIC current.
Therefore,
the junction
being st udied is usually
reverse
biased in order to incr ease the signal
by increasing
the electric
field.
Often this
reverse
bias, on the order of a few volts,
may
not be applied
to a device without al tering
it
or even, in the case of a sectioned
device,
destroying
it.
In o ther cases, where the device
is an element of a circuit,
the other elements
of the circuit
may prevent
or affect
the reverse
bias being appl ied.
We have found these
requirements
t o be more difficult
to overcome
th an th e timing requirements
in the measurement.
H.W. Marten:
Are not th e low beam voltages
genera lly unsuitabl e for EBIC s tudi es since
co mpl ex modifications
occur due to th e small
pene tr ation depth, i.e.,
due to the close
vicinity
of th e incident
surface?
Author : Since much of our work has to do with
sectioned
devices,
necessarily,
in order to
investigate
vertical
and horizontal
parameters,
the smallest
diameter
excitation
volume is
desirable.
This can be achieved with low beam
voltages
in the 1 to 5 kV r a ng e . The
penetration
of the beam is still
enough to
produce a bulk effect
rather
than a strictly
surface
effect.
In cases where penetration
of
passivation
la yers is of interest,
higher beam
voltages,
with th e accompanying larger
excitation
volume diameter,
may be necessary.
This sometimes causes complexity
due to
horizontal
in t eractions
among devices.
H.W. Marten: Since the EBIC traces
were recorded
close to the silicon - oxide interface,
how could
you calibrate
them using the "bulk" space charge
layer width obtained
from C- V measurements?
Auth or : Certainly
the (C-V)-determined
width of
the large horizon t al junction
will be different
from the depletion
width of the vertical
junction
near the silicon - oxide interface,
but
we are work ing on th is . The approximation
obtained
in this way is th e closest
one we can
get at the present
time.
H.W. Marten:
Please ex pl ain the offset
of the
EBIC traces
(Fig. 16) within then
layer,
which
is not grounded.
Author:
As the electron
beam passes across this
n region very near th e silicon/oxide
interface,
i t excites
a small signal within th e region from
above the j unction.
This can be eliminate d as
the line of the scan is moved upward.
We found
th at the signal
from this region of the device,
when it was on the order of 10% of the peak

4.9E -1 0 A (5 kV) . In general
, the effect
seen
on the EBIC signal
for s lightly
higher or lower
currents
was to increase
or decrease
the signal .
Locating
defects
at very high currents
was
difficult,
since the signal was altered
and
localized
differences
were smeared in the
micrograph.
We did not use beam currents
lower
than 3.53E-l l A. We located
pipes whose EBIC
image was on the order of 3000A using beam
currents
on the order of 4 . 9 x 10-lO A.
H.W. Marten:
Did you observe any dependence of
the mesured FET chann e l leng th on the beam
voltage ? Did you estimate
or eliminate
possible
displacements
of the EBIC maxima from the
respective
pn-junctions?
What are the
qua ntitative
error limit s for the measured
channel lenghth?
Author:
Channel length measurements
on
90-degree
sections
have been made using beam
voltages
from 3 to 10 kV. The higher voltages
result
in shor t er channel lengths.
This could
be due to the effect
of the large excitation
volume affec ting areas of the junction
other
than the ver tic al portion
that intersects
th e
surface.
We found the channel lengths
measured
using 5 kV to be in agreement with the
electrical
threshold
voltage
techniques,
and we
estimate
the accuracy of this technique
to be
within 300A .
A. Bernds & S . Gorlich:
Do you have any
suggestions
abou t the kind of defect
in Fig. 10?
Author:
Associated
with th e defect
in Fig. 9,
su bsequen t SEM analys i s of the anode area af ter
partial
etching
of the metallurgy
r eveale d a
copper-ric h grain possibly
penetrating
the
platinum
silici de and perhaps making contact
with the silicon.
The defect
in Fig. 10 was
some sor t of edge effect,
l ess localized,
an d
less clearly
defined,
but there was an
irregularity
at th e n itr ide-defined
edge a t t he
defect
location.
We did not concl ude what this
particular
defect was, other than that it was
related
to the contact
edge.
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A. Bernds & S. Gorlich:
How did you calculate
th e rise slopes of the EBIC curves in Fig. 12?
Author:
Since the point-by-point
data is stored
in th e computer,
a slope was calcula t ed from
five adjacent
data point s at three different
locations
on the curve.
Although we have curvesmoothing functions
and straight-line
- fitting
functions
in our computer capabilities,
we did
not use them in thi s ca lcul a tion . Since the
str uctures
of the devices
were the same above
the ion implant region,
we concluded
that
iden tical
slopes indicated
the same location
beneath
the polysilicon.
This is an
appr oxi mation since the polysilicon/silicon
interface
was not visible
af ter sectioning
nor
deline a t ed by etching .
J.R . Beall : In "Appli cations
of EBIC" you say ,
"very of t en no sophisticated
interp r e t ation ...
to find a defect or irre gularity."
Two factors
th a t a re very important
in interpreting
EBIC data
are a goo d understandin
g of t he EBIC ge ne r a ti on and
co llection
pr ocess and familiarity
wi th t he device
construc ti on . I agree finding
an a nomal y may be
easy but understandin
g it's
significance
r eq uir es
greater
knowl edge of the EBIC process
and device
construction.
Author : Thank you for you r comment.
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